

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**

## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau

(43) International Publication Date  
17 October 2002 (17.10.2002)

PCT

(10) International Publication Number  
WO 02/082514 A1(51) International Patent Classification: H01L 21/20.  
21/762

(21) International Application Number: PCT/US02/10317

(22) International Filing Date: 4 April 2002 (04.04.2002)

(25) Filing Language: English

(26) Publication Language: English


(30) Priority Data:  
60/281,502 4 April 2001 (04.04.2001) US(71) Applicant: MASSACHUSETTS INSTITUTE OF  
TECHNOLOGY [US/US]; 77 Massachusetts Avenue,  
Cambridge, MA 02139 (US).(72) Inventors: CHENG, Zhiyuan; 14 Seventh Street, Cam-  
bridge, MA 02141 (US). FITZGERALD, Eugene, A.;  
7 Camelot Road, Windham, NH 03087 (US). ANTO-  
NIADIS, Dimitri, A.; 195 Beethoven Avenue, Newton,  
MA 02468 (US).(74) Agent: TESTA, HURWITZ & THIBEAULT, LLP;  
Patent Administrator, High Street Tower, 125 High Street,  
Boston, MA 02110 (US).(81) Designated States (national): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, OM, PI, PL, PT, RO, RU, SD, SE, SG,  
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN,  
YU, ZA, ZM, ZW.(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,  
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent  
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,  
NE, SN, TD, TG).

## Published:

- with international search report
- before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

[Continued on next page]

(54) Title: A METHOD FOR SEMICONDUCTOR DEVICE FABRICATION



(57) Abstract: A method of fabricating a semiconductor structure. According to one aspect of the invention, on a first semiconductor substrate, a first compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer is deposited where the Ge composition  $x$  is increasing from about zero to a value less than about 20%. Then a first etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer is deposited where the Ge composition  $y$  is larger than about 20% so that the layer is an effective etch-stop. A second etch-stop layer of strained Si is then grown. The deposited layer is bonded to a second substrate. After that the first substrate is removed to release said first etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer. The remaining structure is then removed in another step to release the second etch-stop layer. According to another aspect of the invention, a semiconductor structure is provided. The structure has a layer in which semiconductor devices are to be formed. The semiconductor structure includes a substrate, an insulating layer, a relaxed SiGe layer where the Ge composition is larger than approximately 15%, and a device layer selected from a group consisting of, but not limited to, strained-Si, relaxed  $\text{Si}_{1-y}\text{Ge}_y$  layer, strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, Ge, GaAs, III-V materials, and II-IV materials, where Ge compositions  $y$  and  $z$  are values between 0 and 1.

849

WO 02/082514 A1

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**A METHOD FOR SEMICONDUCTOR DEVICE FABRICATION****PRIORITY INFORMATION**

5           This application claims priority from provisional application Ser. No. 60/281,502 filed April 4, 2001.

**BACKGROUND OF THE INVENTION**

          The invention relates to the production of a general semiconductor substrate of relaxed  $\text{Si}_{1-x}\text{Ge}_x$ -on-insulator (SGOI) for various electronics or optoelectronics  
10   applications, the production of strained Si or strained SiGe field effect transistor (FET) devices on SGOI, and the production of monocrystalline III-V or II-VI material-on-insulator substrates.

          Relaxed SGOI is a very promising technology as it combines the benefits of two advanced technologies: the conventional SOI technology and the disruptive SiGe  
15   technology. The SOI configuration offers various advantages associated with the insulating substrate, namely reduced parasitic capacitances, improved isolation, reduced short-channel-effect, etc. The SiGe technology also has various advantages, such as mobility enhancement and integration with III-V devices.

          One significant advantage of the relaxed SGOI substrate, is to fabricate high  
20   mobility strained-Si, strained- $\text{Si}_{1-x}\text{Ge}_x$  or strained-Ge FET devices. For example, strained-Si MOSFETs can be made on the SGOI substrate. The strained-Si MOSFETs on the SGOI has attracted attention because it promises very high electron and hole mobilities, which increase the speed of the electronic circuit. Other III-V optoelectronic devices can also be integrated into the SGOI substrate by matching the lattice constants  
25   of III-V materials and the relaxed  $\text{Si}_{1-x}\text{Ge}_x$ . For example, a GaAs layer can be grown on  $\text{Si}_{1-x}\text{Ge}_x$ -on-insulator where x is equal or close to 1. SGOI may serve as an ultimate platform for high speed, low power electronic and optoelectronic applications.

          There are several methods for fabricating SGOI substrates and SGOI FET devices. In one method, the separation by implantation of oxygen (SIMOX) technology  
30   is used to produce SGOI. SIMOX uses a high dose oxygen implant to bury a high concentration of oxygen in a  $\text{Si}_{1-x}\text{Ge}_x$  layer, which will then be converted into a buried oxide (BOX) layer upon annealing at a high temperature. One of the main drawbacks is the quality of the resulting  $\text{Si}_{1-x}\text{Ge}_x$  film and the BOX layer. In addition, the Ge segregation during the high temperature anneal also limits the amount of Ge composition  
35   to a value that is low, such as 10%. Due to the low Ge composition, the device

fabricated on those SGOI substrates has limited performance. For example, the strained-Si MOSFETs fabricated on the SGOI by the SIMOX process have limited electron or hole mobility enhancement due to the low Ge composition, since the mobility enhancement is dependent on Ge composition through the degree of the strain in the strained-Si layer.

In a second method, a conventional silicon-on-insulator (SOI) substrate is used as a compliant substrate. In this process, an initially strained  $\text{Si}_{1-x}\text{Ge}_x$  layer is deposited on a thin SOI substrate. Upon an anneal treatment, the strain in the  $\text{Si}_{1-x}\text{Ge}_x$  layer is transferred to the thin silicon film underneath, resulting in relaxation of the top  $\text{Si}_{1-x}\text{Ge}_x$  film. The final structure is a relaxed-SiGe/strained-Si/insulator. The silicon layer in the structure is unnecessary for an ideal SGOI structure, and may complicate or undermine the performance of devices built on it. For example, it may form a parasitic back channel on the strained-Si, or may confine unwanted electrons due to the band gap offset between the strained-Si and SiGe layer.

In a third method, a similar SGOI substrate is produced using a  $\text{p}^{++}$  layer as an etch stop. On a first Si substrate, a compositionally graded SiGe buffer is deposited, followed by deposition of multiple material layers including a relaxed SiGe layer, a  $\text{p}^{++}$  etch stop layer, and a Si layer. After bonding to a second substrate, the first substrate is removed. In an etching process, the compositionally graded SiGe buffer is etched away and etching stops at  $\text{P}^{++}$  etch stop layer, resulting in a relaxed-SiGe/Si/insulator structure. The presence of the silicon layer in the structure may be for the purpose of facilitating the wafer bonding process, but is unnecessary for ideal SGOI substrates. Again, the silicon layer may also complicate or undermine the performance of devices built on it. For example, it may form a parasitic back channel on this strained-Si, or may confine unwanted electrons due to the band gap offset between the Si and SiGe layer. Moreover, the etch stop of  $\text{p}^{++}$  in the above structure is not practical when a first graded  $\text{Si}_{1-y}\text{Ge}_y$  layer has a final  $y$  value larger than 0.2. This is because the etch rate of KOH will slow down dramatically when KOH reaches the  $\text{Si}_{1-y}\text{Ge}_y$  layer with a Ge composition larger than 0.2, and that layer is itself a very good etch stop for KOH. Therefore, KOH will not be able to remove practically all of the first compositionally graded  $\text{Si}_{1-y}\text{Ge}_y$  layer (when  $y$  is larger than 0.2) and the second relaxed SiGe layer, thus using a  $\text{p}^{++}$  layer as an etch-stop for KOH is not practical.

Other attempts include re-crystallization of an amorphous  $\text{Si}_{1-x}\text{Ge}_x$  layer deposited on the top of a SOI (silicon-on-insulator) substrate. Again, such a structure is

not an ideal SGOI substrate and the silicon layer is unnecessary, and may complicate or undermine the performance of devices built on it. The relaxation of the resultant SiGe film and quality of the resulting structure are main concerns.

In a recent method, relaxed  $\text{Si}_{1-x}\text{Ge}_x$ -on-insulator is produced by using 20% SiGe layer as an etch-stop. First a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer (where  $x$  is less than about 0.2) and then a uniform  $\text{Si}_{1-y}\text{Ge}_y$  etch-stop layer (where  $y$  is larger than about 0.2) are deposited on the first substrate. Then the deposited layer is bonded to a second insulating substrate. After removing the first substrate and graded buffer layer utilizing the  $\text{Si}_{1-y}\text{Ge}_y$  as an etch-stop, a  $\text{Si}_{1-y}\text{Ge}_y$ -on-insulator (SGOI) results. The method makes use of an experimental discovery that  $\text{Si}_{1-y}\text{Ge}_y$  with Ge composition larger than about 20% is a good etch-stop for all three conventional Si etchant systems, KOH, TMAH and EDP, and the selectivity is better than the conventional  $\text{p}^{++}$  etch stop. In this method the etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer is part of the final SGOI structure. However, as the Ge composition in the final SGOI structure is fixed by the etch-stop  $\text{Si}_{1-y}\text{Ge}_y$ , if the desired Ge composition in the final SGOI structure is much higher or lower than 0.2, the above method is not practical. If it is much lower than 0.2, for example 0.1,  $\text{Si}_{0.9}\text{Ge}_{0.1}$  is not a good etch stop at all. If it is much larger than 0.2, the Ge composition difference between the etch-stop layer and surface layer in the grade buffer is too big and there is large lattice constant difference between the two layers, which prevents the growth of a relaxed etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer with good quality.

From above, clearly an improved method is needed to fabricate a relaxed SGOI substrate with high Ge composition and wide range of Ge composition. An improved method is needed to fabricate strained-Si or strained-SiGe FET devices on SGOI substrate with high Ge composition.

### SUMMARY OF THE INVENTION

According to one aspect of the invention, the invention provides a method of semiconductor device fabrication, and more specifically, a method of production of a general semiconductor substrate of relaxed SGOI for various electronics or optoelectronics applications, a method of production of strained Si or strained SiGe FET devices on SGOI, and the production of monocrystalline III-V or II-VI material-on-insulator substrates. The invention provides a method of producing a relaxed  $\text{Si}_{1-x}\text{Ge}_x$ -on-insulator substrate with high Ge composition and wide range of Ge composition, and the Ge composition may be much less or much higher than 20%. The invention provides an improved method to fabricate

strained-Si or strained-SiGe MOSFET devices on SGOI substrate with high Ge composition. When strained-Si n-MOSFETs are fabricated on relaxed  $\text{Si}_{1-x}\text{Ge}_x$ -on-insulators substrates with a high Ge composition, 25% for example, there is significant enhancement on electron mobility as compared to the co-processed bulk-Si MOSFETs on conventional bulk Si substrate.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

Figs. 1(a)-1(d) are flow process diagrams of a SGOI substrate fabrication process;

Fig. 1(e) is a block diagram of relaxed SiGe and strained-Si regrowth on a relaxed SGOI substrate for strained-Si MOSFET application;

Fig. 2 is a block diagram of a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer deposited epitaxially on a Si substrate;

Fig. 3 is a micro-photograph of an exemplary strained-Si surface channel MOSFET device fabricated on relaxed  $\text{Si}_{0.75}\text{Ge}_{0.25}$ -on-insulator;

Fig. 4 is a graph showing the measured experimental effective electron mobility as a function of effective vertical electric field from the exemplary strained-Si MOSFET device shown in Fig. 3 ;

Fig. 5 is a block diagram of another embodiment of a of SGOI structure with 10% Ge;

Fig. 6 is a block diagram of another embodiment of a SGOI structure with 80% Ge using two etch-steps;

Fig. 7 is a block diagram showing the production of an III-V on insulator structures; and

Fig. 8 is a block diagram of another embodiment of a SGOI structure with improved SiGe layer thickness uniformity.

### **DETAILED DESCRIPTION OF THE INVENTION**

Figs. 1(a)-1(d) are flow process diagrams of an experimental fabrication process of a SGOI substrate with Ge composition of 25% in accordance with one embodiment of the invention. Starting with a 4-inch Si (100) substrate 2, high quality relaxed  $\text{Si}_{0.75}\text{Ge}_{0.25}$  layer 4 is grown at 900 °C by UHVCVD using a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 6 technique as described in U.S. Pat. No. 5,221,413 issued to Brasen et al., which is incorporated herein by reference in its entirety. Using this technique, a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 6 can be grown epitaxially on Si substrate, which allows a relaxed SiGe layer to be grown on the top of the buffer with low threading dislocation density.



Fig. 2. is a block diagram of a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 30. The compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 30 is a multi-layer structure where the Ge composition in each layer is changing gradually from a beginning value to a final value. For example, the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 30 shown in Fig. 2 has 16 layers, and the Ge composition  $x$  in the first layer is 0% and is increasing gradually to 2%, 4%, 6% until 30% in the last layer (layer 16). Such a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 30 allows a high quality relaxed  $\text{Si}_{0.7}\text{Ge}_{0.3}$  layer to be grown on the top of the buffer with low threading dislocation density.

Referring to Figs. 1(a)-1(d), a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 6 is epitaxially grown on a 4-inch Si (100) substrate 2, where the Ge composition  $x$  is increasing gradually from zero to 25% with a grading rate of 10% Ge/ $\mu\text{m}$ . Within the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 6, a portion of the buffer 6 with Ge composition larger than about 20% forms a natural etch stop. A 2.5  $\mu\text{m}$ -thick undoped, relaxed  $\text{Si}_{0.75}\text{Ge}_{0.25}$  cap layer 4 is then deposited, as shown in Fig. 1(a). The slow grading rate and high growth temperature result in a completely relaxed cap layer 4 with threading dislocation densities of  $\sim 10^5 \text{ cm}^{-2}$ . As shown in Fig. 1(b), the wafer 2 is then flipped over and bonded to a second Si substrate 10, which is thermally oxidized. The oxide 12 in the second substrate will become the insulator layer in the final SiGe-on-insulator substrate. The bonded pair is then annealed at 850 °C for 1.5 hrs. The bonded pair is grounded to remove the donor wafer substrate 8, as shown in Fig. 1(c). The wafer 8 is then subjected to a TMAH solution to etch away a portion of the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 6 with Ge composition less than 20%. The etching process stops approximately at a 20% SiGe layer 14 within the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 6 and the 20% SiGe layer 14 is used as a natural etch stop.

After performing the etching process, the remaining portion of the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 14 with a Ge composition between 20% to 25% and part of the relaxed  $\text{Si}_{0.75}\text{Ge}_{0.25}$  layer 4 are removed by chemical-mechanical polishing (CMP), resulting in a relaxed  $\text{Si}_{0.75}\text{Ge}_{0.25}$ -on-insulator substrate, as shown in Fig. 1(d). The CMP process is also essential in planarizing the SGOI surface for epitaxial regrowth in the next step. As shown in Fig. 1(e), in order to make a strained-Si device 22, a 100 nm p-type (doping  $10^{16} \text{ cm}^{-3}$ ) relaxed  $\text{Si}_{1-x}\text{Ge}_x$  layer 18 is grown at 850 °C with a Ge composition of 25%, followed by 8.5 nm-thick undoped strained-Si layer 20 grown at 650°C. Electronic devices may be fabricated on the above semiconductor structure. In particular, a large size strained-Si  $n$ -MOSFETs can be fabricated on the above structure and significant electron mobility enhancement is observed from the strained-Si MOSFETs.

Fig. 3 is a micro-photograph of a strained-Si, surface channel  $n$ -MOSFETs on the relaxed SGOI substrate. The  $n$ -MOSFET includes gate stack 24 that has a 300 nm low temperature oxide (LTO) 26 deposited via LPCVD at 400°C, and a 50 nm of poly-Si 28 deposited at 560°C. The large thickness of the LTO gate 24 dielectric facilitates the process, as described below. Capacitors fabricated with LTO have demonstrated interface state densities on par with thermal oxides ( $\sim 5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ ). The measured fixed oxide charge density is about  $2.4 \times 10^{11} \text{ cm}^{-2}$ .

The gate stack 24 is then patterned and etched into MOSFET structures. A key step is the use of a buffered oxide etchant (BOE) to undercut the gate polysilicon, forming a large “T-gate” geometry. Arsenic ion implants (35 keV, total dose  $1 \times 10^{15} \text{ cm}^{-2}$ ) are performed to dope both the source/drain 30 and gate 24 regions at 4 perpendicular directions with a 7° tilt to extend the source/drain regions under the T-gate structure. The dopant is activated via RTA at 1000°C for 1 s. Since the strained-Si layer 32 is in equilibrium, no relaxation via misfit dislocation introduction occurred. Blanket Ti/Al metallization is performed via e-beam deposition at a perpendicular incidence. Due to the extreme geometry of the “T-gate” FET structure and large gate LTO 26 thickness, breaks occur in the metal which isolate the source, gate, and drain regions 24 and 30 without further lithography.

Long channel  $n$ -MOSFETs (effective channel length  $L_{eff} = 200 \text{ } \mu\text{m}$ ) are used to evaluate the electron mobility as a function of the vertical field. The effective electron mobility  $\mu_{eff}$  is extracted from the linear regime device current that is defined as:

$$\mu_{eff} = (L_{eff}/W_{eff}) I_{DS} / [C_{ox}(V_{GS} - V_T)V_{DS}], \quad \text{Eq. 1}$$

where  $L_{eff}$  is effective channel length,  $W_{eff}$  is effective channel width,  $I_{DS}$  is current from the drain to source,  $C_{ox}$  is the oxide capacitance,  $V_{GS}$  is gate to source voltage,  $V_{DS}$  is the drain to source voltage, wherein in this embodiment,  $V_{DS} = 0.1 \text{ V}$ . The oxide capacitance is defined as

$$C_{ox} = \epsilon_{ox} / t_{ox} \quad \text{Eq. 2}$$

where  $\epsilon_{ox}$  is the dielectric constant of oxide, and  $t_{ox}$  is the oxide thickness. The oxide capacitance is obtained from C-V measurements on the device, and the oxide thickness  $t_{ox} = 326 \text{ nm}$  is also extracted from the C-V measurements. The effective vertical field  $E_{eff}$  is given by

$$E_{eff} = (Q_b + Q_{inv} / 2) / \epsilon_s. \quad \text{Eq. 3}$$

where  $Q_b$  is the bulk depletion charge,  $Q_{inv}$  is the inversion charge, and  $\epsilon_s$  is the dielectric constant of Si. Because of uncertainties in the strained-Si/Si<sub>0.75</sub>Ge<sub>0.25</sub> doping, the bulk depletion charge  $Q_b$  is not computed from the usual  $N_A x_{d,max}$  approximation. Instead,  $Q_b$  is extracted from

$$E_{ox}\epsilon_{ox} = Q_{inv} + Q_b, \quad \text{Eq. 4}$$

where  $E_{ox}$  is the electric field in the gate oxide. As a result, the effective field can be approximated by

$$E_{eff} = [E_{ox}\epsilon_{ox} - Q_{inv}/2] / \epsilon_s. \quad \text{Eq. 5}$$

The inversion charge  $Q_{inv}$  is taken to be

$$C_{ox}(V_{GS} - V_T) \cdot E_{ox} \quad \text{Eq. 6}$$

and is assumed to be equal to  $V_{GS}/t_{ox}$ , which holds under the conditions of strong inversion and  $V_{GS} \gg V_{DS}$ , such that the potential difference between the strongly-inverted Si surface and the S/D regions is negligibly small compared with the large potential drop across the thick gate oxide.

Fig. 4 is a graph demonstrating the measured effective electron mobility as a function of the effective vertical electric field on a strained-Si on SGOI. The graph also demonstrates the mobilities of two other controls, such as conventional bulk Si MOSFETs 34 and strained-Si MOSFETs 38 on relaxed bulk SiGe substrate, for comparison. Since all three devices have the same geometry and are processed simultaneously, possible errors due to factors such as the extraction of the ring geometry factor, and approximations in  $E_{eff}$  evaluation do not impact the relative comparison of the electron mobility characteristics. As shown in Fig. 4, the measured mobility for the CZ Si control device 34 is close to the universal mobility curve 40. Fig. 4 also shows that the measured electron mobility enhancement for strained Si MOSFETs 36 fabricated on SGOI as compared to the mobility of co-processed bulk Si MOSFETs 38 is significant (~1.7 times). In addition, the electron mobilities are comparable for devices fabricated on SGOI 36 and bulk relaxed SiGe layers 38, thus demonstrating the superior mobility performance introduced by the strained-Si channel is retained in this SGOI structure. This enhancement factor of 1.7 is consistent with previously reported experimental and theoretical values for strained-Si *n*-MOSFETs on bulk relaxed SiGe films.

This demonstrates that the fabrication of relaxed SGOI structures and strained-Si FET devices on SGOI with high Ge composition of 25% is practical. This also demonstrates that strained-Si MOSFETs fabricated on a SGOI substrate can significantly

improve electron mobility. In contrast to the method of fabrication of SGOI by SIMOX process where the high annealing temperature limits the Ge composition to a low value, the process of forming a SGOI in accordance with the invention has a low thermal budget and thus is compatible with a wide range of Ge composition in the SGOI substrate. This embodiment of invention allows fabrication of a SGOI substrate and a strained-Si FET device with high Ge composition, and the Ge composition can be much higher than the Ge composition in the relaxed  $\text{Si}_{1-y}\text{Ge}_y$  etch-stop layer where  $y$  has a value close to 20%.

In a variation of the above process, before the step of bonding, various of material layers like strained-Si, strained-SiGe, relaxed SiGe may also grown on the relaxed  $\text{Si}_{0.75}\text{Ge}_{0.25}$  cap layer 4. For example, a three layer system, a strained-Si, a strained-SiGe and a relaxed SiGe layer, may be deposited before bonding. Therefore, after bonding and layer removal steps, the strained-Si and strained-SiGe layers are on the SGOI structure and can be used to fabricate both n-MOSFET and p-MOSFET devices immediately without a regrowth step.

Fig. 5 is a block diagram of a low Ge composition SGOI substrate. The Ge composition in the SGOI substrate can be considerably less than the Ge composition in a relaxed  $\text{Si}_{1-y}\text{Ge}_y$  etch-stop layer where  $y$  has a value close to 20%. For example, a SGOI substrate with Ge composition of 10% can be fabricated. As shown in Fig. 5, a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 46 is epitaxially grown on a silicon substrate 44, where the Ge composition  $x$  is increasing gradually from about zero to about 20%. A uniform etch-stop layer 48 of relaxed  $\text{Si}_{1-y}\text{Ge}_y$  is deposited where Ge composition  $y$  is larger than or close to about 20%. Then a second compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer 50 is grown on the etch-stop layer 48 where Ge composition  $z$  is decreasing gradually from a value close to 20% to a smaller value, in this embodiment 10%. Finally a uniform relaxed  $\text{Si}_{0.9}\text{Ge}_{0.1}$  layer 52 is grown.

After flipping over and bonding to a second substrate, the first substrate is removed. A wet etch of KOH or TMAH removes the first graded buffer and stops at the etch-stop layer 48. After the etch-stop layer 48 and second compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer 50 are removed, the relaxed  $\text{Si}_{0.9}\text{Ge}_{0.1}$  layer 52 is released, resulting in a  $\text{Si}_{0.9}\text{Ge}_{0.1}$ -on-insulator substrate. In summary, this process allows the production of SGOI with Ge composition much less than 20%.

The embodiment outlined in Fig. 1 is also applicable to the fabrication of SGOI structures with very high Ge composition, for example 80%. However, the  $\text{Si}_{0.2}\text{Ge}_{0.8}$  layer in the final SGOI structure may not have good thickness uniformity for such high Ge

composition. The SiGe layer thickness uniformity is important. For example, to fabricate strained-Si MOSFET devices on a SGOI structure, the performance of the devices strongly depends on the thickness of the  $\text{Si}_{0.2}\text{Ge}_{0.8}$  layer. A uniform SiGe layer is highly desired. To fabricate SGOI with Ge composition of 80% using the method described in Fig. 1, it necessitates the deposition of a relative thick compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where the Ge composition is increasing gradually from zero to 80%. A TMAH or KOH etch step etches away the portion of the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where Ge composition is less than 20% and stops at 20% SiGe layer within the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer. The remaining portion of the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer is still considerably thick, where Ge composition varies from about 20% to 80%. For example, the remaining portion of the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer with Ge composition from 20% to 80% has a thickness of 6  $\mu\text{m}$  if the buffer is grown with a grading rate of 10% Ge/ $\mu\text{m}$ .

This 6  $\mu\text{m}$  thick buffer needs to be removed in order to explore the  $\text{Si}_{0.2}\text{Ge}_{0.8}$  layer, for example by means of CMP. This removing step may induce significant non-uniformity. There are two possible sources of non-uniformity. First, the growth of the SiGe film itself may be not uniform across the whole substrate. For example, it is observed that the SiGe buffer can vary more than 10% in thickness if the surface of the Si substrate is placed in parallel to the direction of reactant gas flow in the CVD reactor during growth. In this orientation, one part of the substrate is in contact with higher concentration of gas than the other part since the gas concentration is decreasing along its flow pass as gas gets consumed. Therefore, the growth rate is different, resulting in differences of layer thickness. To avoid this non-uniformity, it is preferred that the surface of the Si substrate be placed normal to the direction of reactant gas flow in the reactor during the growth.

The second source comes from the removing process of the buffer layer. For example, if the buffer layer is removed by a polishing technique such as CMP, the CMP process may induce some uniformity. Although the CMP can improve the local uniformity, it may induce some global non-uniformity across the wafer. For example, the CMP process may polish the edge of the wafer faster than the center. As a result, the final SGOI structure has a non-uniform SiGe layer. Using two or more etch-stops, the system can improve the uniformity as described in the embodiment below.

Fig. 6 is block diagram of a SGOI substrate with improved SiGe layer uniformity using two etch stop layers, which is especially suitable for SGOI substrates with high Ge composition. As shown in Fig. 6, a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 56 is grown on a

silicon substrate 54, where Ge composition  $x$  is increasing gradually from zero to about 0.2. A uniform etch-stop layer 60 of  $\text{Si}_{0.8}\text{Ge}_{0.2}$  is deposited, and then a continuing compositionally graded  $\text{Si}_{1-y}\text{Ge}_y$  buffer 62 is provided where Ge composition  $y$  is increasing gradually from about 0.2 to a higher value, for example 0.8. A second etch-stop layer 64 of strained-Si is then grown. A uniform  $\text{Si}_{0.2}\text{Ge}_{0.8}$  layer 66 is deposited with a Ge composition of 80%. After flipping over and bonding to a second insulating substrate, the first substrate is removed. During a first etching step, the first compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 56 is removed and the etching stops at the first etch-stop layer 60 of  $\text{Si}_{0.8}\text{Ge}_{0.2}$ . With another etching step, the second compositionally graded  $\text{Si}_{1-y}\text{Ge}_y$  buffer 62 is removed and the etching stops at the second etch-stop layer 64 of strained-Si. Removing the second etch-stop layer 64, the final relaxed  $\text{Si}_{0.2}\text{Ge}_{0.8}$  layer 66 is released, resulting in a  $\text{Si}_{0.2}\text{Ge}_{0.8}$ -on-insulator substrate. { In the above process, the surface of the deposited layers may be very rough due to the crosshatch in the SiGe buffer. A smoother strained-Si and relaxed SiGe layer may be wanted. A CMP step can be used for this purpose to smooth for example the compositionally graded  $\text{Si}_{1-y}\text{Ge}_y$  buffer 62, before depositing the second etch-stop layer 64.

Fig. 7 is a block diagram of a GaAs-on-insulator substrate. As shown in Fig. 7, a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 74 is grown on a silicon substrate 72, where Ge composition  $x$  is increasing gradually from zero to about 1, i.e., to pure Ge composition. Within the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer, a portion of the buffer with Ge composition larger than about 20% forms a natural SiGe etch stop. Then a second etch-stop layer 76 of strained-Si is grown, followed by a relaxed Ge layer 78. A uniform GaAs layer 80 is then deposited. After flipping over and bonding to a second insulating substrate, the first substrate is removed. During the first etching step, the portion of the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 74 with Ge composition smaller than 20% is removed and the etching stops at the first etch-stop layer. With the second etching step, the remaining compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 74 is removed and the etching stops at the second etch-stop layer 76 of strained-Si. Removing the second etch-stop layer 76 of strained-Si and the Ge layer 78 results in a GaAs-on-insulator structure.

In all of the above-mentioned SGOI or GaAs-on-insulator fabrication processes, wafer bonding is used. In order to bond two surfaces, the surfaces should be smooth enough, with a very small surface roughness. However, the as-grown SiGe layer, strained Si layer, Ge layer or GaAs layer can be rough. Typically, the compositionally graded SiGe buffer shows a very rough surface due to the cross-hatch (a dislocation-induced phenomenon). The CMP process is conventionally used to smooth the surface before

bonding. However, as described above, CMP may induce global non-uniformity across the wafer. Moreover, in some cases, there may not be enough thickness for a surface to be polished. For example, if a layer is a strained Si etch-stop layer, its thickness is very small in order to keep it strained without relaxation, for example 10 nm.

5 Two approaches may be used to solve this issue. The first approach is before depositing the last thin material layer (e.g., the last layer is a strained Si layer), polish the SiGe buffer layer to achieve enough surface smoothness. Then grow the last strained Si etch-stop layer, which results in a smoother final surface. If the surface is smooth enough, the structure can be bonded directly. Even if polishing is still needed, it will reduce the  
10 thickness to be polished.

The second approach requires before bonding to deposit an additional insulating material layer like an oxide layer on the first structure. Afterward, polish this additional insulating layer to achieve enough surface smoothness, and then bond the polished insulating layer to a second substrate.

15 Fig. 8 is a block diagram of a  $\text{Si}_{0.8}\text{Ge}_{0.2}$ -on-insulator substrate with improved  $\text{Si}_{0.8}\text{Ge}_{0.2}$  layer uniformity. As shown in Fig. 8, a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer 84 is grown on a silicon substrate 82, where Ge composition  $x$  is increasing gradually from zero to about 20%. Then a  $\text{Si}_{0.8}\text{Ge}_{0.2}$  etch-stop layer 86 with selected thickness is deposited. The  $\text{Si}_{0.8}\text{Ge}_{0.2}$  etch-stop layer 86 will also contribute to the SiGe layer in the final  $\text{Si}_{0.8}\text{Ge}_{0.2}$ -  
20 on-insulator substrate. The thickness of the  $\text{Si}_{0.8}\text{Ge}_{0.2}$  etch-stop layer 86 is thick enough to sustain the selective etch process. This thickness is also chosen deliberately such that the resulting final  $\text{Si}_{0.8}\text{Ge}_{0.2}$ -on-insulator substrate has a desired  $\text{Si}_{0.8}\text{Ge}_{0.2}$  layer thickness. For example, for the purpose of fabricating high mobility strained-Si MOSFET on  $\text{Si}_{0.8}\text{Ge}_{0.2}$ -on-insulator substrate, a final  $\text{Si}_{0.8}\text{Ge}_{0.2}$  layer 86 thickness of 100 nm or less may be desired.  
25 After the deposition of  $\text{Si}_{0.8}\text{Ge}_{0.2}$  etch-stop layer 86, an additional insulating layer is deposited, for example an oxide layer 88. The oxide layer 88 is polished by CMP to achieve surface smoothness required by wafer bonding. By doing this, the polishing of  $\text{Si}_{0.8}\text{Ge}_{0.2}$  etch-stop layer 86 is avoided. Without the polishing step, the  $\text{Si}_{0.8}\text{Ge}_{0.2}$  etch-stop layer 86 can maintain its good uniformity. After flipping over and bonding to a second substrate, the  
30 first substrate is removed. After a selective etching process with TMAH or KOH, which removes the compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer and stops at the  $\text{Si}_{0.8}\text{Ge}_{0.2}$  etch-stop layer 86, a final  $\text{Si}_{0.8}\text{Ge}_{0.2}$ -on-insulator substrate results. The structure has good SiGe layer uniformity. Polishing may be used to smooth the  $\text{Si}_{0.8}\text{Ge}_{0.2}$  surface after etching without

removing too much material. Then strained-Si is grown on the SGOI structure and strained-Si MOSFET may be fabricated on the SGOI with Ge composition of 20%.

Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the  
5 form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

What is claimed is:



## CLAIMS

- 1 1. A method of fabricating a semiconductor structure comprising:  
2 providing a first semiconductor substrate;  
3 depositing a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer on said first  
4 semiconductor substrate, where the Ge composition x is increasing from about  
5 0% to a value larger than about 20%, wherein a portion of said compositionally  
6 graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer with Ge composition larger than about 20% forms a  
7 natural SiGe etch-stop layer;  
8 depositing one or more material layers selected from the group consisting  
9 of, but not limited to, relaxed  $\text{Si}_{1-y}\text{Ge}_y$  layer, strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, strained-Si,  
10 Ge, GaAs, III-V materials, and II-VI materials, where Ge compositions y and z  
11 are values between 0 and 1.  
12 bonding said deposited layers to a second substrate;  
13 removing said first substrate to explore said etch-stop SiGe layer which  
14 including the portion of said compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where the Ge  
15 composition is larger than approximately 20% ; and  
16 removing said remaining portion of said compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$   
17 buffer in order to release said one or more material layers.
- 1 2. The method of claim 1, wherein said second substrate has an insulating layer on  
2 the surface.
- 1 3. The method of claim 1 further comprising depositing an insulating layer before  
2 bonding.
- 1 4. The method of claim 1 further comprising polishing the surface of one of said  
2 deposited layers.
- 1 5. The method of claim 1 further comprising polishing the surface of said first  
2 substrate before bonding.
- 1 6. The method of claim 1 further comprising depositing one or more second  
2 material layers selected from the group consisting of, but not limited to, relaxed  $\text{Si}_{1-y}\text{Ge}_y$   
3 layer, strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, strained-Si, Ge, GaAs, III-V materials, and II-VI materials,  
4 where Ge compositions y and z are values between 0 and 1.
- 1 7. The method of claim 6 further comprising polishing the surface of said released

2 of said one or more material layers before depositing said one or more second material  
3 layers.

1 8. The method of claims 1 further comprising fabricating a semiconductor device  
2 selected from the group consisting of, but not limited to, FET device, MOSFET device,  
3 MESFET device, solar cell device, and optoelectronic device.

1 9. A method of fabricating a semiconductor structure comprising:  
2 providing a first semiconductor substrate;  
3 depositing a first compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer on said first  
4 semiconductor substrate, where the Ge composition x is increasing from about  
5 zero to a value less than about 20%;  
6 depositing a uniform etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer of with selected thickness on  
7 said compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where the Ge composition y is larger  
8 than about 20%; and  
9 depositing a second compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer on said  
10 uniform etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer, where the Ge composition x is decreasing from  
11 about 20% to less than 20%.

1 10. The method of claim 9 further comprising polishing the surface of one of said  
2 deposited layers.

1 11. A method of fabricating a semiconductor structure comprising:  
2 providing a first semiconductor substrate;  
3 depositing a first compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer on said first  
4 semiconductor substrate, where the Ge composition x is increasing from about  
5 zero to a value less than about 20%;  
6 depositing a uniform etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer of with a selected thickness  
7 on said compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where the Ge composition y is  
8 larger than about 20%;  
9 depositing a second compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer on said  
10 uniform etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer, where the Ge composition z is decreasing from  
11 about 20% to a value less than 20%;  
12 depositing one or more material layers selected from the group consisting  
13 of, but not limited to, relaxed  $\text{Si}_{1-y}\text{Ge}_y$  layer, strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, where Ge  
14 compositions y and z are values between 0 and 1.

15           bonding said deposited layers to a second substrate;  
16           removing said first substrate to release said uniform etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer ;  
17           removing said uniform etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer; and  
18           removing said second compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer.

1   12.    The method of claim 11, wherein said second substrate has an insulating layer on  
2   the surface.

1   13.    The method of claim 11 further comprising depositing an insulating layer before  
2   bonding.

1   14.    The method of claim 11 further comprising polishing the surface of one of said  
2   deposited layers.

1   15.    The method of claim 11 further comprising polishing the surface of said first  
2   substrate before bonding.

1   16.    The method of claim 11 further comprising depositing one or more second  
2   material layers selected from the group consisting of, but not limited to, relaxed  $\text{Si}_{1-y}\text{Ge}_y$   
3   layer, strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, strained-Si, Ge, GaAs, III-V materials, and II-VI materials,  
4   where Ge compositions y and z are values between 0 and 1.

1   17.    The method of claim 16 further comprising polishing the surface of said released  
2   of said one or more material layers before depositing said one or more second material  
3   layers.

1   18.    The method of claims 11 further comprising fabricating a semiconductor device  
2   selected from the group consisting of, but not limited to, FET device, MOSFET device,  
3   MESFET device, solar cell device, and optoelectronic device.

1   19.    A semiconductor etch-stop layer structure that includes a monocrystalline  
2   semiconductor substrate, said semiconductor etch-stop layer structure comprises:  
3           a first compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where the Ge composition x  
4           is increasing from about zero to a value less than about 20%;  
5           a uniform etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer of with a selected thickness where the  
6           Ge composition y larger than about 20%; and  
7           a second compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer where the Ge  
8           composition x is decreasing from about 20% to a value less than 20%.

- 1    20.    A method of fabricating a semiconductor structure comprising:  
2                    providing a first semiconductor substrate;  
3                    depositing a first compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer on said first  
4                    semiconductor substrate, where the Ge composition  $x$  is increasing from about  
5                    zero to a value less than about 20%;  
6                    depositing a first etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer of on said first compositionally  
7                    graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where the Ge composition  $y$  is larger than 20% so that the  
8                    layer is an effective etch-stop; and  
9                    depositing a second etch-stop layer of strained Si.
- 1    21.    The method of claim 20 further comprising depositing one or more material  
2    layers before depositing said second etch-stop layer, said one or more material layers are  
3    selected from a group consisting of, but not limited to, a compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$   
4    buffer where the Ge composition  $z$  is increasing from about 20% to a value much higher  
5    than 20%, a second compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer where the Ge composition  $z$   
6    is decreasing from about 20% to a smaller value, a relaxed  $\text{Si}_{1-z}\text{Ge}_z$  layer, a strained  $\text{Si}_{1-}$   
7     $x\text{Ge}_x$  layer, where Ge composition  $x$  is a value between 0 and 1, a GaAs layer, a III-V  
8    material layer, and a II-VI material layer.
- 1    22.    The method of claim 20 further comprising polishing the surface of one of said  
2    deposited layers.
- 1    23.    A semiconductor etch-stop layer structure comprises:  
2                    a monocrystalline semiconductor substrate;  
3                    a compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer, where the Ge composition  $x$  is  
4                    increasing from about zero to a value less than about 20%;  
5                    a first etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer where the Ge composition  $y$  is larger than  
6                    about 20%; and  
7                    a second etch-stop layer of strained Si.
- 1  
2
- 3    24.    The structure of claim 23 further comprising, between said first and second etch-  
4    stop layers, one or more material layers selected from the group consisting of, but not  
5    limited to, a compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer where the Ge composition  $z$  is  
6    increasing from about 20% to a value much higher than 20%, a second compositionally

17  
7 smaller value, a relaxed  $\text{Si}_{1-y}\text{Ge}_y$  layer, a strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, where Ge composition y  
8 is a value between 0 and 1, a GaAs layer, a III-V material layer, and a II-VI material  
9 layer.

1 25. A method of fabricating a semiconductor structure comprising:  
2 providing a first semiconductor substrate;  
3 depositing a first compositionally graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer on said first  
4 semiconductor substrate, where the Ge composition x is increasing from about  
5 zero to a value less than about 20%;  
6 depositing a first etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer on said first compositionally  
7 graded  $\text{Si}_{1-x}\text{Ge}_x$  buffer where the Ge composition y is larger than about 20% so  
8 that the layer is an effective etch-stop;  
9 depositing a second etch-stop layer of strained Si;  
10 bonding said deposited layers to a second substrate;  
11 removing said first substrate to release said first etch-stop  $\text{Si}_{1-y}\text{Ge}_y$  layer ;  
12 removing said remaining structure to release said second etch-stop layer; and  
13 processing said released second etch-stop layer.

1 26. The method of claim 25 further comprising depositing one or more material  
2 layers before depositing said second etch-stop layer, and said one or more material layers  
3 are material layers selected from the group consisting of, but not limited to, a  
4 compositionally graded  $\text{Si}_{1-z}\text{Ge}_z$  buffer where the Ge composition z is increasing from  
5 about 20% to a value much higher than 20%, a second compositionally graded  $\text{Si}_{1-k}\text{Ge}_k$   
6 buffer where the Ge composition k is decreasing from about 20% to a smaller value, a  
7 relaxed  $\text{Si}_{1-z}\text{Ge}_z$  layer, a strained  $\text{Si}_{1-o}\text{Ge}_o$  layer, where Ge composition o is a value  
8 between 0 and 1, a GaAs layer, a III-V material layer, and a II-VI material layer.


1 27. The method of claim 25 further comprising, before bonding, depositing one or  
2 more material layers selected from the group consisting of, but not limited to, a relaxed  
3  $\text{Si}_{1-z}\text{Ge}_z$  layer, a strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, where Ge composition z is a value between 0 and  
4 1, a GaAs layer, a III-V material layer, and a II-VI material layer.

1 28. The process of claim 25, wherein said second substrate has an insulating layer on  
2 the surface.


1 29. The method of claim 25 further comprising depositing an insulating layer before  
2 bonding.

- 1 30. The method of claim 25 further comprising polishing the surface of one of said  
2 deposited layers.
- 1 31. The method of claim 25 further comprising polishing the surface of said first  
2 substrate before bonding.
- 1 32. The process of claim 25 further comprising depositing one or more second  
2 material layers selected from the group consisting of, but not limited to, relaxed  $\text{Si}_{1-y}\text{Ge}_y$   
3 layer, strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, strained-Si, Ge, GaAs, III-V materials, and II-VI materials,  
4 where Ge compositions y and z are values between 0 and 1.
- 1 33. The process of claim 32 further comprising polishing the surface of said one or  
2 more layer before depositing said one or more second material layers
- 1 34. The process of claims 25 further comprising fabricating a semiconductor device  
2 selected from the group consisting of, but not limited to, FET device, MOSFET device,  
3 MESFET device, solar cell device, and optoelectronic device.
- 1 35. A semiconductor structure having a layer in which semiconductor devices are to  
2 be formed, said semiconductor structure comprises:  
3 a substrate;  
4 an insulating layer;  
5 a relaxed SiGe layer where the Ge composition is larger than approximately 15%;  
6 and  
7 a device layer selected from a group consisting of, but not limited to, strained-Si,  
8 relaxed  $\text{Si}_{1-y}\text{Ge}_y$  layer, strained  $\text{Si}_{1-z}\text{Ge}_z$  layer, Ge, GaAs, III-V materials, and II-  
9 VI materials, where Ge compositions y and z are values between 0 and 1.
- 1 36. The structure of claim 35, wherein said substrate is a Si substrate.
- 1 37. The structure of claim 35, wherein said insulating layer is an oxide.

1/8




**FIG. 1A**




**FIG. 1B**

**THIS PAGE BLANK (USPTO)**






**FIG. 1C**




**FIG. 1D**



**FIG. 1E**


**THIS PAGE BLANK (USPTO)**

3/8

**FIG. 2**


**THIS PAGE BLANK (USPTO)**

4/8

*FIG. 3*

**THIS PAGE BLANK (USPTO)**


5/8

**FIG. 4**

**THIS PAGE BLANK (USPTO)**




6/8

**FIG. 5**



**THIS PAGE BLANK (USPTO)**

7/8

**FIG. 6**

**THIS PAGE BLANK (USPTO)**

8/8

**FIG. 7****FIG. 8**

**THIS PAGE BLANK (USPTO)**

International Application No  
PCT/US 02/10317

Form PCT/SA/210 (second sheet) (July 1992)

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WO 98 59365 A (MASSACHUSETTS INST TECHNOLOGY) 30 December 1998 (1998-12-30)  abstract; claims; figures page 2, line 7 - line 10 page 5, line 5 - line 10 ---	4,5,7, 10,14, 15,17, 30,31,33
A	WO 00 48239 A (NOVA CRYSTALS INC) 17 August 2000 (2000-08-17)  abstract; claims; figures 1,2 page 2, line 3 - line 11 ---	1,9,11, 19,20, 23,25,35
A	EP 0 683 522 A (IBM) 22 November 1995 (1995-11-22)  abstract; claims; figures 2,3 column 8, line 11 - line 20 ---	1,9,11, 19,20, 23,25,35
A	FITZGERALD E A ET AL: "TOTALLY RELAXED GEXSI1-X LAYERS WITH LOW THREADING DISLOCATION DENSITIES GROWN ON SI SUBSTRATES" APPLIED PHYSICS LETTERS, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 59, no. 7, 12 August 1991 (1991-08-12), pages 811-813, XP000233762 ISSN: 0003-6951 abstract ---	1-37
P, X	WO 01 99169 A (MASSACHUSETTS INST TECHNOLOGY) 27 December 2001 (2001-12-27) the whole document -----	1-37



## INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 02/10317

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 9953539	A	21-10-1999	CA 2327421 A1 EP 1070341 A1 JP 2002511652 T WO 9953539 A1 US 2001003269 A1	21-10-1999 24-01-2001 16-04-2002 21-10-1999 14-06-2001
US 6059895	A	09-05-2000	US 5906951 A JP 2908787 B2 JP 10308503 A TW 388969 B	25-05-1999 21-06-1999 17-11-1998 01-05-2000
WO 9859365	A	30-12-1998	EP 1016129 A1 JP 2000513507 T US 2002084000 A1 WO 9859365 A1 US 6107653 A US 6291321 B1	05-07-2000 10-10-2000 04-07-2002 30-12-1998 22-08-2000 18-09-2001
WO 0048239	A	17-08-2000	US 2001042503 A1 EP 1155443 A1 WO 0048239 A1	22-11-2001 21-11-2001 17-08-2000
EP 0683522	A	22-11-1995	US 5534713 A EP 0683522 A2 JP 2994227 B2 JP 7321222 A	09-07-1996 22-11-1995 27-12-1999 08-12-1995
WO 0199169	A	27-12-2001	AU 6857701 A WO 0199169 A2	02-01-2002 27-12-2001

**THIS PAGE BLANK (USPTO)**